The model of bulk-synchronous parallel (BSP) computation is an emerging paradigm of general-purpose parallel computing. Originally, BSP was defined as a distributed memory model. Shared-memory style BSP programming had to be provided by PRAM simulation. However, this approach destroys data locality and therefore may prove inefficient for many practical problems. In this paper we present a new BSP-type model, called BSPFCAM, which reconciles sharedmemory style programming with efficient exploitation of data locality. BSPRAM can be optimally simulated by BSP for a broad range of algorithms. We identify some characteristic properties of such algorithms: obliviousness, slackness, granularity. Finally, we illustrate these concepts by presenting BSPRAM algorithms for butterfly dag computation, cube dag computation, dense matrix multiplication and sorting. @ 1998-Elsevier Science B.V. All rights reserved
Introduction
The model of bulk-synchronous parallel (BSP) computation (see [27, ) is intended to provide a simple and practical framework for general-purpose parallel computing. Its main goal is to support the creation of architecture-independent and scalable parallel software. The key features of BSP are the treatment of the communication medium as an abstract fully connected network, and explicit and independent costing of communication and synchronisation. Many other communication complexity models have been proposed for parallel computing. One of the main divisions among the models is by the type of memory organisation: distributed or shared. Models based on shared memory are appealing from arise from imperfect matching of integer parameters. For example, when we write "divide an array of size n into p regular blocks", the value n may not be an exact multiple of p, and therefore the blocks may differ in size by f 1. Such effects need not be considered in the abstract description of algorithms, since they can be easily accounted for during implementation.
Historical background
The last fifty years have seen a tremendous success of sequential computing. As pointed out in [27, 18, 191 , this was primarily due to the existence of a single model, the von Neumann computer, which was simple and realistic enough to serve as a universal basis for sequential computing. No such basis existed for parallel computing.
Instead, there was a broad variety of hardware designs and programming models.
One of the main traditional divisions among models of parallel programming is the organisation of memory: distributed versus shared. Shared memory is much costlier to support in hardware than distributed memory. However, shared memory has some important advantages:
l natural problem specification -computational problems have well-defined input and output, that are assumed to reside in the shared memory. As a contrast, algorithms
for a distributed memory model have to assume a particular distribution of input and output. This distribution effectively forms a part of the problem specification, thus restricting the practical applicability of an algorithm.
l convenient design and analysis of algorithms -the computation can be described at the top level as a sequence of transformations of the global state determined by the contents of the shared memory. As a contrast, algorithms for distributed memory models have to be designed in terms of individual processors operating on their local memories.
l straightforward programming -the shared memory is uniformly accessible via single address space and two basic primitives: reading and writing. As a contrast, programming for distributed memory models is more complicated, typically involving point-to-point communication between processors via the network. The computational model most widely used in the theory of parallel computing is the Parallel Random Access Machine (PRAM) (see e.g. [5, 12, 13, 18] ). The PRAM consists of a potentially infinite number of processors, each connected to a common memory unit with potentially infinite capacity. The computation is completely synchronous. Accessing a single value in the memory costs the same as performing an arithmetic or Boolean operation on a single value.
Several variants of PRAM have been introduced. Among them are exclusive read, exclusive write PRAM (ERE W PRAM),
which requires that every memory cell is accessed by not more than one processor in any one step, and concurrent read, concurrent write PRAM (CRCW PRAM), which allows several processors to access a cell concurrently in one step. For CRCW PRAM, a rule for resolving concurrent writing must be adopted. One of the possibilities, realised in combining CRCW PRAM (see e.g. [5, pp. 690-691] ), is to write some specified combination of the values being written and (optionally) the value stored previously at the target cell. A typical choice of the combining function is some commutative and associative operator such as the sum or the maximum of the values.
Another major model of parallel computation is the circuit model (see e.g. [ 13, 181) . A circuit is a directed acyclic graph (dag) with terminal nodes labeled as constant, input or output, and nonterminal nodes labeled by arithmetic or Boolean operations. Algorithms that can be represented as circuits are oblivious, i.e. perform the same sequence of operations for any input (although the arguments and results of individual operations may, of course, depend on the inputs). Such algorithms are simpler to analyse than non-oblivious ones. Circuits also provide a useful intermediate stage in the design of algorithms for PRAM-type models: the problem of designing a circuit is separated from the problem of scheduling its underlying dag. For example, while the question of an optimal solution to the matrix multiplication problem remains open, one can find optimal scheduling for particular circuits representing the standard C3(n3) method, or the Strassen's @(n"'g7) method. In this paper we study the scheduling problem for several classes of dags.
Both the PRAM and the circuit model are simple and straightforward. However, these models do not take into account the limited computational resources of existing computers, and therefore are far from being realistic. The first step in making them more realistic was to introduce a new complexity measure, eficiency, depending on the number of processors used by the algorithm (see [14] ). New parallel models were gradually introduced to account for resources other than the number of processors.
Currently, dozens of such models exists; see [16, 17, 231 for their survey. Among the computer resources measured by these models are, according to [ 161, the number of processors, memory organisation (distributed or shared), communication latency, degree of asynchrony, bandwidth, message handling overhead, block transfer, memory hierarchy, memory contention, network topology, and many others.
Models that include many different resource metrics tend to be too complex. A useful model should be concise and concentrate on a small number of crucial resources. One of the simplest and most elegant parallel models is the BSP model -see [27, 18, 191 for the description of BSP as an emerging paradigm for general-purpose parallel computing.
The BSP model is defined by a few qualitative characteristics: uniform network topology, barrier-style bulk synchronisation, -and three quantitative parameters: the number of processors, communication throughput and latency. The main principle of BSP is to regard communication and synchronisation as separate activities, possibly performed by different mechanisms. The corresponding costs are independent and compositional, i.e. can be simply added together to obtain the total cost. It is easy to extend the BSP model to account for memory efficiency as well.
In this paper we propose a variant of BSP, called BSPRAM, intended to support shared-memory style BSP programming. The memory of BSPRAM has two levels: local memory of individual processors, and a shared global memory. We compare BSPRAM with similar existing models. We then study the relationship between BSPRAM with BSP by means of simulation. Let n denote the size of the input to a program. Following However, for some other problems a need to trade off the costs will arise.
An example of a communication-synchronisation tradeoff is the problem of broadcasting a single value from a processor: it can be performed with H = S = O(log p) by a balanced binary tree, or with H = O(p) and S = 0( 1) by sending the value directly to every processor (this was observed in [27] ). On the other hand, a technique known as two-phase broadcast allows one to achieve perfect balance for the problem of broadcasting n > p values from one processor. By dividing the values into p blocks of size n/p, scattering the blocks so that each one gets to a distinct processor, and then performing total exchange of the blocks, the problem can be solved with H = O(n) and S = 0( 1) -this is obviously optimal. Broadcasting of n = pE elements for any constant E, 0 <E < 1, can be performed optimally by (1 + 8-l )-phase broadcast. The values are scattered so that each one gets to a distinct processor, and each value is broadcast by a balanced tree of degree n and height 8-l. Non-leaf nodes of the broadcasting forest are partitioned among the processors, so that on each level each processor computes at most one node. The BSP model does not directly support shared memory, broadcasting or combining. These facilities can be obtained by simulating a PRAM on a BSP computer. Such simulation is also called automatic mode BSP programming, as opposed to the direct mode, i.e. programming with explicit control over communication and synchronisation. In order to achieve efficient simulation of a PRAM on a BSP computer, the PRAM must have more processors than the BSP computer. For a fixed value of p, we say that a PRAM algorithm has slackness 0, if at least op PRAM processors perform reading or writing at every step. Note that ap is a lower bound on the number of communicating processors, rather than the actual minimum number, which may depend on the dynamic behaviour of the algorithm. Slackness measures the "degree of communication parallelism" achieved by the algorithm, and is typically a function of the problem size n and the number of BSP processors p.
In the automatic mode, each step of a PRAM is implemented as a superstep, with at least g virtual PRAM processors allocated to each of the p BSP processors. Virtual processor allocation is equal and non-repeating, but otherwise arbitrary. Paper [28] states the following result.
Theorem 1. An optimal randomised simulation on BSP (p, g, 1) can be achieved for (i) any ERE W PRAM algorithm with slackness a 2 log p;
(ii) any CRC W PRAM algorithm with slackness a > p" for some E > 0.
Here g and I are assumed to be constant.
Proof. See [28]. 0
Memory access in the randomised simulation is made uniform by hashing: each memory cell of the simulated PRAM is represented by a cell in the local memory of one of the BSP processors, chosen according to some easily computable hash function which ensures nearly random and independent distribution of cells.
The simulation allows one to write PRAM programs for BSP computers and to predict their performance accurately. Most practical problems possess the slackness necessary for efficient simulation. However, the automatic mode does not allow the programmer to exploit data locality, because PRAM processors do not have any substantial local memory. For some problems this is insignificant (e.g. multiplication of sparse matrices with a random pattern of nonzeros). For many other problems this can be a serious drawback. (e.g. multiplication of dense or regularly sparse matrices). Because of that, the direct mode of BSP programming is often preferable to the automatic mode. The next section aims to reconcile the exploitation of data locality with sharedmemory style programming, retaining the parameters g and 1 and the bulk-synchronous structure of the computation, We introduce a new BSP-type model, called BSPRAM, in which the network is implemented as a random-access shared memory unit. The new model is designed to combine the best features of both automatic and direct BSP programming modes. We present a randomised BSP simulation of BSPRAM, based on a suitably adapted concept of slackness. We also describe a deterministic simulation, based on additional properties of obliviousness and granularity.
The BSPRAM model
In the previous section we described two alternative approaches to BSP programming. The automatic mode (PRAM simulation) enables the shared-memory style BSP programming with all its benefits. However, it does not allow one to exploit data locality. On the other hand, the direct mode (pure BSP) allows one to exploit data locality, but only in a distributed memory paradigm. The aim of this section is to introduce a new BSP programming method, allowing both shared-memory style programming and exploitation of data locality. This might be called a "semi-automatic mode" of BSP programming.
The new method is similar to PRAM simulation mentioned in the previous section. The key difference is that a BSP superstep is no longer fragmented into independent steps of up individual virtual PRAM processors. The structure of computation in the local memories of BSP processors is preserved. The simulation mechanism is used to model the global shared memory, which in the new model replaces the BSP communication network. We call the new computational model BSPRAM.
Formally, a BSPRAM consists of p processors with fast local memories (see Fig. 3 ). In addition, there is a single shared main memory. As in BSP, the computation proceeds by supersteps (see Fig. 2 ). A superstep consists of an input phase, a local computation phase, and an output phase. In the input phase a processor can read data from the main memory; in the output phase it can write data to the main memory. The processors are synchronised between supersteps. The computation within a superstep is asynchronous.
Similarly to PRAM, concurrent access to the main memory in one superstep can be either allowed or disallowed. In this paper we consider an exclusive-read, exclusivewrite BSPRAM (EREW BSPRAM), in which every cell of the main memory can be read from and written to only once in every superstep, and a concurrent-read, concurrent-write BSPRAM (CRCW BSPRAM), that has no restrictions on concurrent access to the main memory. For convenience of algorithm design we assume that if a value x is being written to a main memory cell containing the value y, the result may be determined by any prescribed function f(x, y) computable in time 0 (1). Similarly, if values xi , . . . ,x,,, are being written concurrently to a main memory cell containing the value y, the result may be determined by any prescribed function f(xi @ . . . ax,, y), where @ is a commutative and associative operator, and both f and @ are computable in time 0( 1). This corresponds to resolving concurrent writing in PRAM by combining (see e.g. [5] ).
The cost of a BSPRAM superstep is defined, similarly to the BSP model, as w + h . g+Z. Here w is the maximum number of local operations performed by each processor, and h = h' + h". The value of h' (respectively h") is defined as the maximum number of data units read from (respectively written to) the main memory by each processor in the superstep. As in BSP, the values g and I are fixed parameters of the computer. We write BSPRAM (p, g, I) to denote a BSPRAM with the given values One of the early models similar to BSPRAM was the LPRAM model proposed in [l] .
The model consists of a number of synchronously working processors with large local memories and a global shared memory. The only mode of concurrent memory access considered in [l] is CREW. The model has an explicit bandwidth parameter, which corresponds to g in BSP and BSPRAM. There is no accounting for synchronisation cost (although it is suggested as a possible extension of the model). Thus, a p-processor LPRAM is equivalent (up to a constant factor) to CREW BSPRAM (p, g, 1). Another model similar to BSPRAM, called Asynchronous PRAM, was proposed in [7] (an earlier version of this model was called Phase PRAM Proof. Immediately follows from Theorem 1. 0
Apart from randomised simulation by hashing, in some cases an efficient deterministic simulation of BSPRAM is possible. We consider two important classes of algorithms for which such deterministic simulation exists.
We say that a BSPRAM algorithm is oblivious, if the sequence of operations executed by each processor is the same for any input of a given size (although the arguments and results of individual operations may depend on the inputs). An oblivious algorithm can be represented as a computation of a uniform family of circuits (for the definition of a uniform family of circuits, see e.g. [13] ). We say that a BSPRAM algorithm is communication-oblivious, if the sequence of communication and synchronisation operations executed by each processor is the same for any input of a given size, but no such restriction is made for local computation.
We say that a set of cells in the main memory of BSPRAM constitutes a granule, if in any input (output) phase each processor either does not read from (write to) any of these cells, or reads from (writes to) all of them. Informally, a granule is treated as "one whole piece of data". We say that a BSPFL4M algorithm has granularity y if all main memory cells used by the algorithm can be partitioned into granules of size at least y. Note that both slackness and granularity are lower bounds rather than the actual minimum values. Slackness of a BSPRAM algorithm can always be taken to be equal or higher than its granularity: u > y. Communication-oblivious algorithms and algorithms with sufficient granularity for BSPRAM allow optimal deterministic BSP simulation. As we show below, randomised hashing is not necessary for communication-oblivious algorithms, since their communication pattern is known in advance. Therefore, an optimal distribution of main memory cells across BSP processor-memory pairs can be found off-line. For algorithms with granularity at least p, hashing is not necessary either, since every granule can be split up into p equal parts that are evenly distributed across BSP processor-memory pairs. This makes all communication uniform. In both cases randomised hashing is replaced by a simple deterministic data distribution. Moreover, for communication-oblivious algorithms with slackness at least p', and for algorithms with granularity at least p, concurrent memory access can be simulated by mechanisms similar to the two-phase and (1 +s-l )-phase broadcast described in the previous section.
Below we formally state the results on deterministic BSPRAM simulation.
Theorem 3. An optimal deterministic simulation on BSP (p, g, 1) can be achieved for (i) any communication-oblivious ERE W BSPRAM (p, g, I) algorithm; (ii) any communication-oblivious CRC W BSPRAM ( p, g, I) algorithm with slackness 0 2 pE for some E > 0; (iii) any CRCW BSPRAM (p, g, 1) algorithm with granularity y 2 p.

Proof. (i) Since the communication pattern of a communication-oblivious
algorithm is known in advance, we only need to show that any computation of EBEW BSPRAM (i.e. a particular run of an algorithm) can be performed in BSP at the same asymptotic cost. First, we modify each BSPRAM superstep so that each processor both reads and writes any main memory cell that it either reads or writes in the original superstep.
This increases the communication cost of the computation at most by a factor of 2, and does not change the synchronisation cost.
The above modification essentially transforms the computation into a form of message passing, in which main memory cells represent messages, and writing or reading a value corresponds to sending or receiving a message. This message-passing version of BSPRAM was referred to as "BSP+" in [25] . It differs from the direct BSP mode in that a message can be "delayed", i.e. its sending and receiving may occur in nonadjacent supersteps.
It remains to show that the "delayed" messages can be simulated optimally by normal BSP messages. We represent the whole BSPRAM computation by an undirected graph. Each superstep is represented by two nodes, one for the input phase and the other for the output phase. Messages are represented by edges. Two nodes vi and v2 are connected by an edge e, if the message represented by e is sent in the output phase represented by vi, and received in the input phase represented by ~2. The constructed graph is bipartite, with the two parts representing all input and output phases respectively. If an input or output phase has cost h, then the degree of its representing node is at most ph.
It is a well-known fact (see e.g. [2, p. 247]), that for any bipartite graph with maximum degree at most p, there is a colouring of its edges with not more than p colours, such that all the edges adjacent to the same node are coloured differently. As an easy corollary of this, for an arbitrary bipartite graph and an arbitrary p, there is a colouring of the edges with not more than p colours, such for an arbitrary h, any node of degree at most ph has at most h adjacent edges of of each colour. (This can be proved by splitting each node of degree at most ph into h nodes of degree at most p.)
We use the above theorem to colour the computation graph. We then regard the colour of each edge as the identifier of a BSP processor that must obtain the corresponding message from the sending processor, keep it in its local memory for as long as necessary, and then transfer the message to the receiving processor. The communication and synchronisation costs of the computation are increased at most by a factor of 2.
(ii) The proof is similar to that of (i). The only difference is that, due to concurrent reading and writing, each message has to be combined from contributions of several processors before being sent, and broadcast to several processors after being received. Consider a particular superstep in the computation. By symmetry, we need to analyse only the input phase. Simultaneous broadcasting of received messages is done by a method which generalises the (1 + s-')-phase broadcast technique from Section 3. Without loss of generality we assume that the communication cost of the considered input phase is h = o = p', 0 <E < 1. Each message is broadcast by a tree of maximum degree h and height at most 8-l (the tree does not have to be balanced).
The broadcasting forest is partitioned among the processors so that on each level the total degree of nodes computed in any processor is at most 2h. Such partitioning can be easily obtained by a greedy algorithm. The communication cost of the computation is increased at most by a factor of 2&-l, and the synchronisation cost at most by a factor of E-'. (iii) Partition each granule into p equal subgranules. For each granule, choose an arbitrary balanced distribution of its subgranules across the processors. An input phase of the BSPRAM algorithm is simulated by two BSP supersteps.
In the first superstep a processor broadcasts a request for each granule that it must read.
Note that since the subgranules of every granule are distributed evenly, all processors receive an identical set of requests. In the second superstep a processor satisfies the received requests by sending the locally stored subgranules of the requested granules to the requesting processors.
An output phase of the BSPRAM algorithm is simulated by one BSP superstep. In this superstep a processor divides each granule that it must write into p subgranules, and sends to every processor the appropriate subgranules. Having received its subgranules, each processor combines any concurrently written data, and then updates the locally stored subgranules. 
Butterfly dag computation in BSPRAM
The butterfly dag describes the dependence pattern of the Fast Fourier Transform, which is one of the most important algorithms in scientific computation. Parallel algorithms for butterfly dag computation have been proposed in various parallel models (see e.g. [5, 12] ). 
where i @ j denotes the bitwise x or (exclusive or) operation on the binary representations of i and j. Fig. 5 shows the butterfly dag bfEy(l6). As observed in [21, 27] , the butterfly dag can be partitioned in a way suitable for bulk-synchronous parallel computation. The computation of a level in bJEy(n) consists in $n independent computations of bfly (2) . Similarly, the computation of any k consecutive levels consists in n/2k independent computations of bJly(2k). Therefore, the butterfly dag computation can be split into two stages, each comprising k logn levels and consisting of n'i2 independent tasks. If n is sufficiently large with respect to p, each of the two stages can be completed in one superstep. Fig. 6 shows the two-superstep computation of bjly ( 16) . Each superstep consists of four independent tasks computing bJy (4) . In general, the algorithm is as follows.
Algorithm 1. Computation of the butter-y dag bJy(n).
Input: An array x = (xi), 0 d i < n.
Output: An array y = (vi), 0 d i <n, defined by (1). Description. We assume n 2 p2. The computation is performed on EREW BSPRAM (p, g, I) and proceeds in two supersteps, each comprising i log n levels. In both supersteps, each processor is assigned n'i'/p independent butterfly dags of size n1i2. Data are communicated via the main memory. Cost analysis. The local computation, communication and synchronisation costs are
The algorithm is oblivious, with slackness rs = n/p, and granularity y = n/p2.
Paper [27] considers reducing the required minimum value of n for efficient BSP computation of a butterfly dag.
Cube dag computation in BSPRAM
The cube dag defines the dependence pattern that is characteristic for many scientific algorithms. Here we describe a BSPRAM version of the BSP cube dag algorithm from [19] . For simplicity, we consider the computation of a three-dimensional cube dag; the algorithm for other dimensions is similar.
The three-dimensional cube dag cube3(n) with inputs x$', A$', xf', and outputs y$', y!:', yf), 0 <i, j, k <n, contains n3 nodes z)$, such that Vojk, viok, V&O take respectively x$',x$',xP u$ contributes to each of the nodes
Fig . 7 shows the cube dag tubes (4) . The BSP algorithm for computing the dag cubes(n) is given in [19] . In this algorithm, the array v = (vi&) is partitioned into p3/2 regular cubic blocks of volume (n/p'/2)3. We denote these blocks by &, 0 <i, j, k < p 'I2 Each block defines a dag isomorphic . to cube3(n/p'/2). The algorithm computes a block Vi+l,j+l,k+l as soon as the data from its predecessors K,j+l,k+l, h+l,j,k+l and &+l,j+l,k become available. The independent blocks computed simultaneously form a "layer", or "wavefront" of the dag cube3(n). 
Algorithm 2. Computation of the cube dag cubes(n)
Input: Arrays x(l) = ($'), xc2) = (x$'), xc3) = (x1;3'), 0 < i,j,k <n.
Output: Arrays y(l) = ($'), yc2) = ($),
O<i,j,k<n, defined by (2). Description. We assume n > p 'I2 The computation is performed on EREW BSPRAM 
is S=O(P'/~).
The algorithm is oblivious, with slackness and granularity 0 = y = n2/p.
Matrix multiplication in BSPRAM
In this section we describe a BSPRAM algorithm for one of the most common problems in scientific computation: dense matrix multiplication. We deal with the problem of computing the matrix product XY = Z, where X = (xv), Y = (yjk), Z = (zik) are arbitrary it x n matrices.
This problem is of great importance, and, despite its simple formulation, of enormous theoretical complexity. Since the groundbreaking paper by Strassen [24] much work has been done on the complexity of sequential matrix multiplication.
However, no lower bound asymptotically better than the trivial G(n2) has been found; nor there is any indication that the current O(n2.376) algorithm from [4] is close to optimal.
We aim at parallelising the standard @(n3) method without using fast matrix multiplication techniques. The method consists in the straightforward computation of the family of bilinear forms n zik = c XijYjk,
j=l Following (3), we need to set z&CO for i,k=l,...,n (4) and then compute vijk * xijyjk,
Computation (5) for different triples i, j, k is independent (although it requires concurrent reading from xv and yjk, and concurrent writing to zik), and therefore can be performed in parallel.
The BSPRAM algorithm implementing this method is derived from the BSP algorithm for matrix multiplication described in [ 19, 201 , which in its turn is based on an idea from [l] . The algorithm works by a straightforward partitioning of the problem. The array V = (vgk) is represented as a cube of volume n3 in integer three-dimensional space (see Fig. 9 ). The arrays X, Y, Z are represented as projections of the cube V onto the coordinate planes k = 0, i= 0 and j = 0, respectively. The computation with the point vijk in (5) requires the input of its X and Y projections xii and yjk, and the output of its Z projection zik. In order to provide a communication-efficient BSP algorithm, the array V must be divided into p regular cubic blocks of size n/p113 (see Fig. 10 ). Such partitioning induces a partition of the matrices X, Y and Z into p213 . . . 
and similarly for Y and Z (see Fig. 10 ). The computation (4), (5) Output: A matrix Z = (zg), 1 Gi, j bn, defined by (3).
Description.
We assume n>p 'I3 The computation is performed on CRCW .
BSPRAM (P, g,Q.
After the initialisation step (7), the computation proceeds in one superstep. Each processor performs the computation (8) for a particular triple i, j, k. In the input phase, the processor reads X, and I$. Then it computes the product &k =X, . qk by (4), 
The algorithm is oblivious, with slackness and granularity 0 = y = n2/p2j3.
Sorting in BSPRAM
Sorting is a classical problem of parallel computing. Many parallel sorting algorithms of different complexity have been proposed (see e.g. [3, 9, 12] and references therein).
Here we consider comparison-based sorting of an array x = (xi), 1 <i <n. Without loss of generality we may assume that the elements of x are distinct (otherwise, we should attach a unique tag to each element). Let (a, b) denote an open interval, i.e. the set of all x in x such that a<x<b.
Probably the simplest parallel sorting algorithm is parallel sorting by regular sampling (PSRS), proposed in [22] and discussed in [15] . Paper [l I ] describes an optimised version of the algorithm, and its efficient implementation on a variety of platforms. The PSRS algorithm proceeds as follows. First, the array x is partitioned into p subarrays x',...,xP, each of size n/p. The subarrays x4 are sorted independently by an optimal sequential algorithm. The problem now consists in merging the p sorted subarrays.
On the first stage of merging, p + 1 regularly spaced primary samples are selected from each subarray (the first and the last elements of a subarray are among the samples). We denote the samples of the subarray x4 by ??z,. . . ,Xz. an outer block, if (X~,Y~+,) n (&,&+I) = 8; and a boundary block, if it is neither inner nor outer. With respect to any secondary block, there are at most p inner primary blocks in total (because there are only p primary samples inside the secondary block) and at most two boundary primary blocks in each subarray (because a boundary block must contain at least one of the two ends of the secondary block). Therefore, the size of a secondary block is at most n/p2 . (p + 2p) = 3njp. Thus, on the second stage of merging, the elements of each secondary block can be collected in optimal time, and then sorted by an optimal sequential algorithm.
The method is illustrated in Fig. 11 
The algorithm is not communication-oblivious. Its slackness and granularity are (ignoring non-critical computations with samples) o = n/p, y = n/p'.
Paper [lo] presents a more complex BSP sorting algorithm which is asymptotically optimal for any n 2 p. Its costs are W = O(n log n/p), H = O(n/p . log n/ log(n/p)), S = 0( log n/ log(n/p)).
For n 2 p3, the algorithm is identical to PSRS; for smaller values of n it uses a pipelined tree merging technique similar to the one employed by Cole's algorithm (see e.g. [3] ). Despite its asymptotic optimality, the algorithm from
[IO] is unlikely to be practical in the case of IZ M p. A more practical BSP sorting algorithm for small values of n is described in [6] .
Conclusions
A new model for bulk-synchronous parallel computing, the BSPRAM, has been presented. The model enables the shared-memory style BSP programming with efficient exploitation of data locality. The BSP model can simulate BSPRAM optimally for a broad range of algorithms. The use of BSPRAM was illustrated on the examples of butterfly dag computation, cube dag computation, matrix multiplication and sorting. The corresponding values of the BSP cost, the type of BSPRAM used, and the characteristics of the obtained algorithms are summarised in Table 1 . The BSPRAM approach encourages natural specification of the problems: the input and output data are assumed to reside in the main memory, and no assumptions on data distribution are necessary.
The design and analysis of algorithms are also simplified, since all communication is performed via the shared memory.
In future we plan to develop new BSPRAM algorithms and to analyse their costs. This may lead to identifying new algorithm properties connecting BSPRAM and BSP, in addition to obliviousness, slackness and granularity. We also plan to develop a programming model and an implementation of BSPRAM.
